

Łukasz SMOLIŃSKI, Alexander BARKALOV, Larysa TITARENKO
INSTITUTE OF COMPUTER ENGINEERING AND ELECTRONICS. PODGÓRNA 50, ZIELONA GÓRA, POLAND.

OPTIMIZATION OF CMCU WITH BASE STRUCTURE DEDICATED FOR CPLD SYSTEMS

Prof. Alexander BARKALOV

was born in Russia in 1954. Since 2003 he has been a professor of computer engineering at the Institute of Computer Engineering and Electronics, University of Zielona Góra, Poland, and he is also a professor at the Institute of Computers, Donetsk National Technical University, Ukraine. His current research interests include the theory of digital automata, especially methods for synthesis and optimization of control units implemented with field programmable logic devices.



e-mail: A.Barkalov@iie.uz.zgora.

Prof. Larysa TITARENKO

was born in Ukraine in 1971. Since 2007 she has been a professor of telecommunications at the Institute of Computer Engineering and Electronics, University of Zielona Góra, Poland, and she is also a professor at the Institute of Telecommunications Systems, Kharkov National University of Radioelectronics, Ukraine. Her current research interests include telecommunication systems, antennas and digital automata, and their applications.



e-mail: L.Titarenko@iie.uz.zgora.

MA Łukasz SMOLIŃSKI

born in Poland in 1984. In 2009 obtained a master's degree in computer science. Currently a second year student in the doctoral studies at the University of Zielona Góra.



e-mail: L.Smolinski@weit.uz.zgora.pl

Abstract

The method of hardware reduction is proposed which is dedicated for compositional microprogram control unit implemented in CPLD. The method is based on using more than one data source in calculation of microinstruction address. Such approach permits to decrease the number of logic blocks used for the implementation of the controller in the target CPLD. The paper presents the conditions needed to apply the method. The article contains a calculation example for the presented method.

Keywords: CPLD, PAL, CMCU.

OPTYMALIZACJA CMCU Z BAZOWĄ STRUKTURĄ DEDYKOWANĄ DLA UKŁADÓW CPLD

Streszczenie

W artykule przedstawiona została metoda zmniejszenia powierzchni sterowników sprzętowych realizowanych w układach typu CPLD. Wprowadzono modyfikacje w strukturze sterownika, modyfikacje których głównym zadaniem jest redukcja liczby wykorzystanych elementów logicznych podczas implementacji sterownika w układach CPLD. Zaprezentowana została bazowa metodologia projektowa, dla której wprowadzono odpowiednie modyfikacje. Modyfikacje, które pozwalają zmniejszyć liczbę potrzebnych elementów logicznych wykorzystanych przy implementacji realizowanego sterownika. Przedstawione modyfikacje bazują na wykorzystaniu więcej niż jednego źródła danych przy wyznaczaniu kolejnego adresu mikroinstrukcji. W artykule przedstawiony został schemat logiczny dla zmodyfikowanej struktury sterownika. Zaprezentowano i omówiono warunki potrzebne do zastosowania zaprezentowanej metody oraz podano odpowiednie przykłady obliczeniowe. W artykule

przedstawione zostały wyniki oraz wnioski z badań przeprowadzonych przez autorów.

Słowa kluczowe: CPLD, PAL, CMCU.

1. Introduction

Control units are very important parts of digital systems [2]. Now, complex programmable logic devices (CPLD) are widely used for implementing logic circuits of control units [1, 8]. They include macrocells of programmable array logic (PAL) having the wide fan-in and limited number of terms per macrocell. To optimize the hardware amount in logic circuit of a control unit, the peculiarities of CPLD should be taken into account, as well as features of a control algorithm to be implemented. If a control algorithm is represented by the linear graph-scheme of algorithm (GSA), then the model of compositional microprogram control unit (CMCU) can be used for its interpretation. We assume that CM of CMCU is implemented as PROM memory. In such cases the codes of classes of pseudoequivalent operational linear chains (OLC) [4] can be represented by more than one source due to the wide fan-in of PAL macrocells. In this article we propose some method of CMCU logic circuit optimization based on use of two sources of codes.

2. Conclusion

The proposed method targets on reduction for the number of PAL macrocells in the block of microinstruction addressing (BMA) of CMCU. There are three main factors allowing this reduction:

1. Up-to-day PAL macrocells have the wide fan-in permitting use more than one source for code of OLC.
2. Natural redundancy of PROM chips because their numbers of outputs belong to some limited set. It results in free outputs that can be used for representation of some codes.
3. Existence of the classes of pseudoequivalent OLC allowing decrease for the number of lines of transition table and, therefore, the number of PAL macrocells implementing this table.

Our future research is connected with application of proposed approach for CMCU implementation with FPGAs [5].

3. References

- [1] Altera devices, http://www.altera.com/products/devices/common/dev-family_overview.html.
- [2] Baranov S., „Logic Synthesis for Control Automata”, New York: Kluwer Academic Publishers, 1994.
- [3] Baranov S., „Logic and system design of digital systems”, Tallinn: TUT Press, 2008.
- [4] Barkalov A., Titarenko L., „Logic Synthesis for FSM - based Control Units”, Berlin: Springer, 2009.
- [5] Barkalov A., Titarenko L. *Logic Synthesis for Compositional Microprogram Control Units.* – Berlin: Springer, 2008.
- [6] DeMicheli G., „Synthesis and Optimization of Digital Circuits”, McGraw-Hill, 1994. – 636 pp.
- [7] Maxfield C., „The Design Warrior’s Guide to FPGAs”, Amsterdam: Elsevier, 2004.
- [8] Xilinx CPLDs, http://www.xilinx.com/products/silicon_solutions/cplds/index.htm.